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Abstract—A method for the early detection of load transients
using a current estimator for VR applications is presented. This
technique combined with a new charge-balanced digital control
law can improve the dynamic response to fast load transients.
The key advantage of this new approach is the early detection
of load transients which is independent of ADC sampling,
where most existing solutions incorporate relatively expensive,
complex and energy consuming high-speed ADCs. The presented
method significantly reduces the inherent delay associated with
fixed sampling detection in the control loop. The load current
estimation during transient is critical for improved transient
performance and allows the possibility of using a charge-balanced
control law. Unlike existing algorithms, the presented control
law is capable of implementing non-zero load lines required for
VRMs. A full description of this control law is detailed.
The current estimator technique and the charge-balanced
digital control law are critically assessed using Matlab/Simulink.
The resulting transient behaviour gives a significant improvement
over conventional control schemes.
I. INTRODUCTION
Transient performance and tight voltage regulations chal-
lenge today’s power controllers. In particular, the design of
high-current converters, like VRMs, is dominated by the
transient performance due to limited controller bandwidth
and sampling delays. Several different concepts have been
presented in order to overcome these issues. Most of these
concepts use two different controllers: a steady-state controller
which eliminates tracking errors and a transient controller
which ensures fast transient recovery. A similar scheme is used
in this paper (Fig. 1).
In [1], [2], “Linear–Non-Linear Control” has been pre-
sented. In this control scheme, a hysteric loop is used in
parallel with a linear controller and improves the transient
performance. The linear controller is not aware of the hysteric
controller and this tends to lead to suboptimal results.
As shown in [3], the minimum-time response on a load
step is a two-action switching process, applying the optimal
on-/off-times. This is only possible, if accurate load current
information is available. However most of today’s current
sensing schemes only measure the inductor current, not the
load current [4]. In order to overcome this problem, some
control schemes use estimation principles to replace the load
current information. For example, the capacitor current can be
used as such a replacement. However it suffers from similar
drawbacks.
In [5], an implementation of charged-balanced control has
been presented which requires multiple current and voltage
samples to calculate the control actions determined by on-/off-
time. For high-frequency DC-DC converters, multiple samples
can only be obtained with high-speed ADCs, resulting in
increased area and energy consumption.
In [6], an analogue implementation of a charge-balanced
control scheme has been outlined which does not require
current sensing.
In [7], a method has been presented based on the detection
of the valley point during load transients. The method is de-
signed for low-energy power converters where the equivalent
series resistance (ESR) of the output capacitors is typically
very small as multi-layer ceramic capacitors are used. For
electrolytic capacitors (higher ESR), the method suffers from
the applied approximation and would not give optimal results.
This paper details a new time-domain based current estima-
tor approach delivering early current information during load
transients utilizing a novel conversion principle. The technique
can estimate the magnitude of a load step from the output
voltage without introducing a significant sampling delay. To
utilize this information effectively a new charge-balanced
control law is introduced that is capable of implementing
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Figure 1. Block diagram of the proposed control scheme
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Figure 3. Output voltage reaction on a load transient
non-zero load lines required for VRMs. The control response
achieved is close to optimal. As an example, the proposed
technique is demonstrated on a single-phase buck converter.
To satisfy the power needs of today processors, buck
converters with multiple interleaved phases are widely used.
As shown in the literature (e.g. [8]), an interleaved buck
converter with n phases can be transformed into a single-phase
equivalent. The inductor currents per phase are summed up
(Kirchhoff’s Law) at the output capacitor resulting in a single
inductor current. From this waveform, it can be shown that the
switching frequency fs∗ of the equivalent single-phase buck
converter is n-times the switching frequency per phase fs. The
equivalent inductor value is n-times smaller than the per phase
inductance.
fs
∗ = n fs,phase (1)
L∗ = 1nLphase (2)
The component values used in the following sections repre-
sent the values of the equivalent single-phase converter. This
simplifies the following derivations as they can be based on a
single-phase converter.
II. CURRENT ESTIMATOR
The load transient response of DC-DC converters (Fig. 2)
is well analysed in literature, e.g. [9]. A typical response is
shown in Fig. 3. The output voltage and current response can
be obtained as a solution of a system of differential equations.
Theoretically it is possible to calculate the current from the
output voltage response. However it is not possible in practice
to solve the governing differential equation in real-time. As an
alternative approach, the solution can be approximated with
the following parabola
VOut (t) = a (t− t0)2 + b (t− t0) + c (3)
with the coefficients
a =
m
2C
(4)
b = RC m− ∆ILoad
C
(5)
c = VOut|t=t0 , (6)
where the converter parameters C and RC, the inductor current
slew rate m and the size of the load transient ∆ILoad are given.
As b is the only coefficient that is function of the output current
step, it can be extracted from the equation and the step size
calculated.
To calculate the coefficients, VOut and t in (3) are substituted
with known data points (tn, VOut,n) and the resulting system
of equations is restructured to obtain b. However, to solve a
system of equations with three unknowns (a,b,c), three data
points are required. From an implementation perspective, a
simpler solution would be preferred which is now derived.
Since the parameter
a =
m
2C
(7)
is independent of the load transient, it can be obtained from
the component values if a known inductor current slew rate m
is assumed.
The inductor current slew rate for a buck converter depends
on the position of the switches. It can be either m1, if the top
switch is on, or m2, if the bottom switch is on, where
m1 =
VIn − VOut
L
(8)
and
m2 = −VOut
L
. (9)
As the inductor current slew rate should be constant during
the estimation process, the duty cycle is saturated to 0 or
100 %. However for multi-phase converters, a wider range of
different slew rates can be obtained as a different number
of top switches can be switched on at the same time. The
selection of the appropriate slew rate is a matter of future
research work.
If a is fixed, (3) can be solved using only two known data
points P1(t1, VOut,1) and P2(t2, VOut,2). The magnitude of the
load transient ∆ILoad can then be calculated as
∆ILoad = C RC m + C
V1 − V2
t1 − t2 −
1
2
m (t1 + t2) . (10)
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Figure 4. Implementation of the current estimator
where the capacitance C, its ESR RC and the inductor current
slew rate m are known.
In practice, accurate knowledge of the parameters can be
an issue as component values vary due to manufacturing toler-
ances and aging. For example for electrolytic capacitors, aging
leads to smaller capacitance and higher ESR. Conversely,
small ESRs (MLCC capacitors) challenge the controller design
and make fast compensation difficult. The outlined current
estimator works for small and high ESR capacitors as long
the value is known with a certain accuracy. If the variation is
too great, an auto-tuning scheme can be applied to calibrate the
current estimator. This requires additional circuitry to apply a
defined load on the power supply. Further research is ongoing
to develop the auto-tuning methods and eliminate additional
components.
Most existing conversion schemes are based on uniform
sampling and measure the voltage value at defined regular time
intervals. This introduces significant delays into the control
loop and degenerates the control response. The approach
presented in this paper is based on the measurement of time,
rather than voltage. The time intervals t1 and t2 are measured
for fixed voltage levels V1 and V2. If these voltage levels
are chosen appropriately, the time intervals t1 and t2 are
determined quickly. As the time is measured in the digital
domain using counters, no additional conversion is required
and the overall delay can be reduced significantly.
Fig. 4 illustrates how the current estimator is implemented
in practice. The output voltage VOut is compared with different
thresholds and the time between the crossing of these thresh-
olds is measured. The time measurement is done digitally
using counters similar to DPWM structures. The counter
values (the digital equivalents of the measured times) are
immediately available as soon the second threshold is reached.
The minimisation of the detection delay using the proposed
current estimator technique provides a significant advantage
over conventional sensing schemes as it allows the controller
to act almost instantaneously as soon as a load transient occurs.
This combined with an appropriate digital control law can
significantly improve the transient performance of the VRM.
Compared to conventional digital control schemes, the addi-
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Figure 5. Principle of charge balanced control
tional circuitry consists of comparators, counters and look-up
tables. This allows a very inexpensive implementation which
can easily be incorporated into existing control solutions.
III. TRANSIENT CONTROL LAW
If accurate load current information is available, a con-
trol law with load current feed forward is appropriate, e.g.
“Capacitor Charge Balance” [5], [10], [11]. However existing
algorithms are not able to handle non-zero load lines which
are essential for VRM applications. In the following section,
the basic principle is outlined first followed by the proposed
load-line extension.
A. Basic Principle
Charge-balanced control is based on the replacement of the
capacitor charge after a load transient with an optimal two-step
operation. Fig. 5 illustrates the voltage and current waveforms
for a load step. The same principle can be applied to a load
drop.
With reference to Fig. 2, the output voltage VOut of the
converter contains two parts: the capacitor voltage caused by
the stored charge and the voltage drop over its ESR caused by
the inductor current
VOut = RC IC(t) + 1C
∫
IC(t)dt . (11)
The capacitor current equates to the difference between output
current ILoad and inductor current IL.
IC = IL − ILoad (12)
During steady-state operation the capacitor current, aver-
aged over switching cycle, is zero keeping the output voltage
constant. A load transient (a sudden change in ILoad) cannot
be matched instantaneously by the inductor current, since its
slew rate is limited to
m1 =
dIL
dt
=
VIn − VOut
L
. (13)
Therefore the capacitor current is not zero, causing a change
in the stored charge and in the output voltage. This change in
capacitor charge can be calculated as
∆Q =
∫
IC(t)dt =
∫
(IL(t)− ILoad(t)) dt . (14)
With reference to Fig. 5, the area ∆Q1 can be calculated as
∆Q1 = Tdelay ∆ILoad + 12m1 ∆I
2
Load . (15)
In order to compensate the loss in capacitor charge, the
inductor current has to exceed the load current for a defined
time. The resulting areas ∆Q2 and ∆Q3 in Fig. 5 are opposite
in sign to ∆Q1 and are used to recharge the capacitor. They
are calculated using
∆Q2 = 12m1 T
2
on,plus (16)
and
∆Q3 = 12m2 T
2
off , (17)
respectively, where
m2 = −VOut
L
. (18)
If the positive and the negative areas are equivalent, such
that
−∆Q1 = ∆Q2 + ∆Q3 , (19)
then the capacitor charge has been balanced and the output
voltage is restored to the reference value. To apply the control
scheme, the times Ton and Toff can be extracted from the
equations presented.
B. Load line extension
The basic algorithm is not able to incorporate a load line
which is necessary for VRM applications. In this paper an
approach is presented, which introduces a non-zero load line
into capacitor charge-balanced control so that the algorithm
is suitable for VRM applications. Incorporating a load line
into charge-balanced control means that the charge of the
output capacitor does not have to be restored completely. The
resulting change of the voltage gives the load line response.
The difference in charge can be calculated as
∆Qcap = Qout + Qin = −C RLL ∆ILoad , (20)
where C is the capacitance, RLL the desired load line resis-
tance and ∆ILoad the size of the load transient, e.g. obtained
by the current estimator.
Depending on the load transient and the desired load line,
∆Qcap varies in magnitude and sign.
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Current profiles for the two different cases are detailed in
Fig. 6 and Fig. 7, where ∆Qcap is equivalent to the area
between the load current and the inductor current. As the
resulting charge drop may not be appropriate, this paper
introduces a new time Tb into the controller reaction. During
this time the duty cycle is kept at its previous value, leading
to a further drop in the capacitor charge. As Tb is calculated
using (21), it can be positive (case 1) or negative (case 2).
Tb = C RLL − Tdelay − 12
∆ILoad
m1
(21)
(1): If the calculated time is positive, the saturation of the
duty cycle has to be delayed for the calculated time as shown
in Fig. 6. In this scenario the current-time area Tb ∆ILoad
(shaded area in Fig. 6) is negative.
(2): If the calculated time is negative, a positive current-time
area has to be added in order to compensate the capacitor’s
loss in charge. Fig. 7 illustrates the current signals in this case.
The required time durations Ton,plus and Toff can be calculated
using
Ton,plus =
√√√√ −2Tb ∆ILoad
m1
(
1 + m1m2
) and Toff = m1
m2
Ton,plus . (22)
IV. SIMULATION RESULTS
Simulations with Matlab/Simulink/PLECS verify the pro-
posed current estimator and control algorithm. Fig. 8
and Fig. 9 show the response on a 50 A load step in com-
parison to a conventional digital design. The converter is a
single-phase equivalent of a three-phase buck converter with
680 nH inductance per phase, switching frequency 333 kHz,
capacitance 2.8 mF, ESR 1.0 mΩ which results in a switching
frequency of 1 MHz and an inductance of 226 nH.
The proposed current estimator delivers excellent results
(51 A for the 50 A load step). The current information is fed
into the charge-balanced control algorithm which is active
during load transients. The resulting response is almost optimal
and only limited by the inductor current slew rates. As shown
in Fig. 8, the output voltage reaches the reference voltage
when the inductor current equals the load current. After the
transient control law has been executed, a steady-state linear
controller intervenes and corrects any additional steady-state
errors. Special care should be taken during the design of the
linear controller as the controller is not permanently active.
The switching between the optimal algorithm and the linear
controller can lead to problems and is matter to future research.
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Figure 8. Simulation result: voltage response
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Figure 9. Simulation result: current response
V. CONCLUSIONS
In this paper a new method to improve the transient be-
haviour of digitally controlled VRMs is presented. A novel
time-domain based current estimator is used to obtain the
current information during load transients. This current in-
formation is then fed into a new control law (based on
charge-balanced control) which incorporates non-zero load
lines. The combination of the presented current estimator with
the proposed control law can achieve transient performance
close to optimal. This approach offers significant improvement
over conventional control schemes without increasing the ADC
sampling frequency. Future work will include the hardware
implementation of the control scheme, multi-phase extension
and auto-tuning techniques to increase the robustness of the
system against parameter variation.
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